

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**In re the Application of:**

	Stephan Grunow, et al.	<b>Docket No.:</b>	TI-35917
<b>Serial No:</b>	10/688,452	<b>Filed:</b>	10/18/2003
<b>Art Unit:</b>	2841	<b>Examiner:</b>	Jeremy C. Norris
<b>Customer No.:</b>	23494	<b>Conf. No.:</b>	1572
<b>Title:</b>	A Stacked Interconnect Structure Between Copper Lines of a Semiconductor Circuit		

---

**ELECTION**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

With respect to the Restriction Requirement mailed on 03/28/2006, the Examiner has restricted the instant application to the invention of Group I (Claims 1-12), or Group II (Claims 13-21). In light of this, Applicants elect to pursue Group I, (Claims 1-12) without traverse.

Respectfully submitted,

/Jacqueline J. Garner/  
Jacqueline J. Garner  
Attorney for Applicants  
Reg. No. 36,144

Texas Instruments Incorporated  
P.O. Box 655474, MS 3999  
Dallas, TX 75265  
(214) 532-9348

This document was created with Win2PDF available at <http://www.daneprairie.com>.  
The unregistered version of Win2PDF is for evaluation or non-commercial use only.